diff options
| author | Garmin.Chang <[email protected]> | 2023-03-31 12:36:19 +0000 |
|---|---|---|
| committer | Stephen Boyd <[email protected]> | 2023-03-31 18:51:22 +0000 |
| commit | f42b9e9a43e300ef94c3dc0381cc60f50e46e1fe (patch) | |
| tree | dace7967711fa8428eb330c07c48cbee3d5b7bd3 /tools/perf/scripts/python/mem-phys-addr.py | |
| parent | clk: mediatek: Add MT8188 vppsys1 clock support (diff) | |
| download | kernel-f42b9e9a43e300ef94c3dc0381cc60f50e46e1fe.tar.gz kernel-f42b9e9a43e300ef94c3dc0381cc60f50e46e1fe.zip | |
clk: mediatek: Add MT8188 wpesys clock support
Add MT8188 wpesys clock controllers which provide clock gate
control in Wrapping Engine.
Signed-off-by: Garmin.Chang <[email protected]>
Reviewed-by: Chen-Yu Tsai <[email protected]>
Reviewed-by: AngeloGioacchino Del Regno <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
Signed-off-by: Stephen Boyd <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/mem-phys-addr.py')
0 files changed, 0 insertions, 0 deletions