aboutsummaryrefslogtreecommitdiffstats
path: root/rust/helpers/vmalloc.c
diff options
context:
space:
mode:
authorMihai Sain <[email protected]>2025-06-19 07:06:36 +0000
committerClaudiu Beznea <[email protected]>2025-07-05 07:43:31 +0000
commit314862edb13d52c481ecc330c9d3fec0507cd9bb (patch)
tree6a1d918e88f1a7b038612d3d062e034d4f6a2114 /rust/helpers/vmalloc.c
parentARM: dts: microchip: sama7d65: Add cache configuration for cpu node (diff)
downloadkernel-314862edb13d52c481ecc330c9d3fec0507cd9bb.tar.gz
kernel-314862edb13d52c481ecc330c9d3fec0507cd9bb.zip
ARM: dts: microchip: sama7g5: Add cache configuration for cpu node
Describe the cache memories according with datasheet chapter 15.2: - L1 cache configuration with 32KB for both data and instruction cache. - L2 cache configuration with 256KB unified cache. Before this patch the kernel reported the warning: [ 0.171425] cacheinfo: Unable to detect cache hierarchy for CPU 0 Signed-off-by: Mihai Sain <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Claudiu Beznea <[email protected]>
Diffstat (limited to 'rust/helpers/vmalloc.c')
0 files changed, 0 insertions, 0 deletions