aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/amdgpu_ras_eeprom.c
Commit message (Expand)AuthorAgeFilesLines
* drm/amdgpu: refine eeprom data checkganglxie2025-07-151-0/+28
* drm/amdgpu: Convert from DRM_* to dev_*Lijo Lazar2025-06-301-34/+43
* drm/amdgpu: refine usage of amdgpu_bad_page_thresholdganglxie2025-06-181-10/+9
* drm/amdgpu: clear pa and mca record counter when resetting eepromganglxie2025-06-181-0/+2
* drm/amdgpu: Set RAS EEPROM table version to v3 for umc v12_5Candice Li2025-04-111-0/+1
* drm/amdgpu: Reset RAS table if header is invalidLijo Lazar2025-04-081-5/+7
* drm/amdgpu: Add basic validation for RAS headerLijo Lazar2025-04-071-3/+19
* drm/amdgpu: Add EEPROM I2C address support for smu v13_0_12Candice Li2025-03-191-0/+2
* drm/amdgpu: format old RAS eeprom data into V3 versionTao Zhou2025-03-181-12/+14
* drm/amdgpu: Save PA of bad pages for old asicsganglxie2025-03-141-2/+7
* drm/amdgpu: increase RAS bad page thresholdTao Zhou2025-03-071-3/+3
* drm/amdgpu: Change page/record number calculation based on npsganglxie2025-02-251-10/+7
* drm/amdgpu: Save nps to eepromganglxie2025-02-251-2/+6
* drm/amdgpu: Add flag to make VBIOS read optionalLijo Lazar2025-02-131-1/+1
* drm/amdgpu: Update usage for bad page thresholdHawking Zhang2025-02-131-18/+23
* drm/amdgpu: simplify return statement in amdgpu_ras_eeprom_initDheeraj Reddy Jonnalagadda2024-12-181-1/+1
* drm/amdgpu: correct the calculation of RAS bad pageTao Zhou2024-12-101-13/+27
* drm/amdgpu: split ras_eeprom_init into init and check functionsTao Zhou2024-12-101-0/+20
* drm/amdgpu: return error when eeprom checksum failedJinzhou Su2024-12-101-2/+4
* drm/amdgpu: add a flag to indicate UMC channel index versionTao Zhou2024-12-101-1/+10
* drm/amdgpu: Fix a typoAndrew Kreimer2024-09-181-1/+1
* drm/amdgpu: Fix eeprom max record countStanley.Yang2024-07-241-0/+3
* drm/amdgpu: add RAS is_rma flagTao Zhou2024-06-051-4/+6
* drm/amdgpu: Add smu v13_0_14 ip blockHawking Zhang2024-05-021-0/+2
* drm/amdgpu: Update setting EEPROM table versionCandice Li2024-03-201-5/+17
* drm/amdgpu: send smu rma reason event in ras eeprom driverYang Wang2024-02-121-0/+3
* drm/amdgpu: Update EEPROM I2C address for smu v13_0_0Candice Li2023-11-291-0/+6
* drm/amdgpu: Fix complex macros errorSrinivasan Shanmugam2023-10-051-1/+1
* drm/amdgpu: change if condition for bad channel bitmap updateTao Zhou2023-09-261-2/+4
* drm/amdgpu: Use function for IP version checkLijo Lazar2023-09-201-2/+2
* drm/amdgpu: Only support RAS EEPROM on dGPU platformCandice Li2023-08-301-1/+2
* drm/amdgpu: Add I2C EEPROM support on smu v13_0_6Candice Li2023-08-151-0/+2
* drm/amd: Avoid reading the VBIOS part number twiceMario Limonciello2023-07-211-4/+4
* drm/amdgpu: Fix kdoc warningSrinivasan Shanmugam2023-06-151-2/+2
* drm/amdgpu: Set EEPROM ras infoStanley.Yang2023-06-091-0/+24
* drm/amdgpu: Calculate EEPROM table ras info bytes sumStanley.Yang2023-06-091-0/+19
* drm/amdgpu: Add support EEPROM table v2.1Stanley.Yang2023-06-091-13/+191
* drm/amdgpu: Add RAS table v2.1 macro definitionStanley.Yang2023-06-091-0/+13
* drm/amdgpu: Rename ras table versionStanley.Yang2023-06-091-3/+2
* drm/amdgpu: simplify amdgpu_ras_eeprom.cAlex Deucher2023-04-131-52/+20
* drm/amdgpu: Return from switch early for EEPROM I2C addressLuben Tuikov2023-03-311-5/+3
* drm/amdgpu: Remove second moot switch to set EEPROM I2C addressLuben Tuikov2023-03-311-9/+0
* drm/amdgpu: add bad_page_threshold check in ras_eeprom_check_errTao Zhou2023-02-231-5/+14
* drm/amdgpu: change default behavior of bad_page_threshold parameterTao Zhou2023-02-231-2/+2
* drm/amdgpu: Add support for RAS table at 0x40000Luben Tuikov2022-11-171-1/+6
* drm/amdgpu: Decouple RAS EEPROM addresses from chipsLuben Tuikov2022-11-091-12/+11
* drm/amdgpu: Remove redundant I2C EEPROM addressLuben Tuikov2022-11-091-3/+21
* drm/amdgpu: Add EEPROM I2C address support for ip discoveryCandice Li2022-10-271-2/+18
* drm/amdgpu: Update ras eeprom support for smu v13_0_0 and v13_0_10Candice Li2022-10-271-0/+10
* drm/amdgpu: Add EEPROM I2C address for smu v13_0_0Candice Li2022-09-131-0/+10