diff options
| author | Linus Torvalds <[email protected]> | 2025-05-22 00:24:18 +0000 |
|---|---|---|
| committer | Linus Torvalds <[email protected]> | 2025-05-22 00:24:18 +0000 |
| commit | d608703fcdd9e9538f6c7a0fcf98bf79b1375b60 (patch) | |
| tree | 4310b9d55a31042cc0aba309047acf9cc984c23b /tools/testing/selftests/net/lib/py/netns.py | |
| parent | Merge tag 'rproc-v6.15-fixes' of git://git.kernel.org/pub/scm/linux/kernel/gi... (diff) | |
| parent | Merge tag 'sunxi-clk-fixes-for-6.15' of https://git.kernel.org/pub/scm/linux/... (diff) | |
| download | kernel-d608703fcdd9e9538f6c7a0fcf98bf79b1375b60.tar.gz kernel-d608703fcdd9e9538f6c7a0fcf98bf79b1375b60.zip | |
Merge tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux
Pull clk fixes from Stephen Boyd:
"Fixes for some SoC clk drivers:
- Define the gate clk for the OTG PHY on Rockchip RK3576 so the nvmem
driver actually works
- Initialize clk_hw_onecell_data::num before accessing the 'hws'
array to keep UBSAN happy
- Fix a perf degradation on the Allwinner D1 MMC clk that was making
things half bad
- Fix the Allwinner SNXI_CCU_MP_DATA_WITH_MUX_GATE_FEAT macro to have
proper order of arguments"
* tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux:
clk: sunxi-ng: d1: Add missing divider for MMC mod clocks
clk: s2mps11: initialise clk_hw_onecell_data::num before accessing ::hws[] in probe()
clk: sunxi-ng: fix order of arguments in clock macro
clk: rockchip: rk3576: define clk_otp_phy_g
Diffstat (limited to 'tools/testing/selftests/net/lib/py/netns.py')
0 files changed, 0 insertions, 0 deletions
