clk: tegra: T114: add DFLL source clocks

Add the input clocks needed by the DFLL IP blocks.  Initialize them to
51MHz (as required by the DFLL GFD) and to use the PLL_P clock source.

This patch is a collaboration with Peter De Schrijver
<[email protected]>.

Thanks to Laxman Dewangan <[email protected]> for identifying the
requirement to keep the DFLL clocks enabled to resolve PWR_I2C timeout
issues.

Signed-off-by: Paul Walmsley <[email protected]>
Cc: Peter De Schrijver <[email protected]>
Reviewed-by: Andrew Chew <[email protected]>
Cc: Matthew Longnecker <[email protected]>
Cc: Laxman Dewangan <[email protected]>
Signed-off-by: Mike Turquette <[email protected]>

0 files changed, 0 insertions, 0 deletions