aboutsummaryrefslogtreecommitdiffstats
path: root/tools/perf/scripts/python/check-perf-trace.py
diff options
context:
space:
mode:
authorMark Brown <[email protected]>2023-08-23 18:54:43 +0000
committerMark Brown <[email protected]>2023-08-23 18:54:43 +0000
commitfd53c16b392dd4e1d6997a0e2425895d4cb29ff8 (patch)
tree336a0b2b20c6d59e22113140b02c9344f3cdf650 /tools/perf/scripts/python/check-perf-trace.py
parentASoC: audio-graph-card2: add comment for format property (diff)
parentASoC: rsnd: setup BRGCKR/BRRA/BRRB on rsnd_adg_clk_control() (diff)
downloadkernel-fd53c16b392dd4e1d6997a0e2425895d4cb29ff8.tar.gz
kernel-fd53c16b392dd4e1d6997a0e2425895d4cb29ff8.zip
ASoC: rsnd: tidyup ADG
Merge series from Kuninori Morimoto <[email protected]>: Renesas Sound has ADG for clock control. Basically it needs accurately divisible external input clock. But sometimes sometimes it doesn't have to be accurate for some reason. We can use ADG clk_i for such case. It came from CPG as very high rate clock, but is not accurately divisible for 48kHz/44.1kHz rate, but enough for approximate rate. This patch set support such use case.
Diffstat (limited to 'tools/perf/scripts/python/check-perf-trace.py')
0 files changed, 0 insertions, 0 deletions