aboutsummaryrefslogtreecommitdiffstats
path: root/scripts/gcc-plugins/randomize_layout_plugin.c
diff options
context:
space:
mode:
authorArnd Bergmann <[email protected]>2025-05-21 21:57:48 +0000
committerArnd Bergmann <[email protected]>2025-05-21 21:57:49 +0000
commit00000994fe32264d45e4e011d258779bfb26f6b0 (patch)
tree128959c71222d8e5c8f862057717bfcea2b6eaa4 /scripts/gcc-plugins/randomize_layout_plugin.c
parentMerge tag 'microchip-dt64-6.16' of https://git.kernel.org/pub/scm/linux/kerne... (diff)
parentriscv: dts: starfive: jh7110-common: bootph-pre-ram hinting needed by boot lo... (diff)
downloadkernel-00000994fe32264d45e4e011d258779bfb26f6b0.tar.gz
kernel-00000994fe32264d45e4e011d258779bfb26f6b0.zip
Merge tag 'riscv-dt-for-v6.16' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux into soc/dt
RISC-V Devicetrees for v6.16 Starfive: All Starfive this time (again), enabling the usb3 port on the framework laptop mainboard, and a few cleanup patches that are syncing things with the dts used by U-Boot. Signed-off-by: Conor Dooley <[email protected]> * tag 'riscv-dt-for-v6.16' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux: riscv: dts: starfive: jh7110-common: bootph-pre-ram hinting needed by boot loader riscv: dts: starfive: jh7110-common: add eeprom node to i2c5 riscv: dts: starfive: jh7110-common: qspi flash setting read-delay 2 cycles max 100MHz riscv: dts: starfive: jh7110-common: add CPU BUS PERH QSPI clocks to syscrg riscv: dts: starfive: jh7110-common: use macros for MMC0 pins riscv: dts: starfive: fml13v01: enable USB 3.0 port Link: https://lore.kernel.org/r/20250516-gap-exploring-f8f516ab4e1c@spud Signed-off-by: Arnd Bergmann <[email protected]>
Diffstat (limited to 'scripts/gcc-plugins/randomize_layout_plugin.c')
0 files changed, 0 insertions, 0 deletions