aboutsummaryrefslogtreecommitdiffstats
path: root/lib/dynamic_debug.c
diff options
context:
space:
mode:
authorGraf Yang <[email protected]>2009-07-10 11:34:51 +0000
committerMike Frysinger <[email protected]>2009-07-16 05:52:51 +0000
commit5bc6e3cfe6db5f33c60f042a9ba203431f334756 (patch)
treeff171234a9d19171e955bc1d05279e38c4b39f97 /lib/dynamic_debug.c
parentBlackfin: work around anomaly 05000189 (diff)
downloadkernel-5bc6e3cfe6db5f33c60f042a9ba203431f334756.tar.gz
kernel-5bc6e3cfe6db5f33c60f042a9ba203431f334756.zip
Blackfin: add CPLB entries for Core B on-chip L1 SRAM regions
The Blackfin SMP port was missing CPLB entries for Core B on-chip L1 SRAM regions. Any code that attempted to use these would wrongly crash due to a CPLB miss. Signed-off-by: Graf Yang <[email protected]> Signed-off-by: Mike Frysinger <[email protected]>
Diffstat (limited to 'lib/dynamic_debug.c')
0 files changed, 0 insertions, 0 deletions