diff options
| author | Lad Prabhakar <[email protected]> | 2022-06-22 18:17:22 +0000 |
|---|---|---|
| committer | Geert Uytterhoeven <[email protected]> | 2022-07-05 07:15:52 +0000 |
| commit | 668d361c9d893be3cbd4f3650e1934a62b204def (patch) | |
| tree | 7aa835f8fe6ccb0408d0a2b6337fa8f1a665a545 /fs/ext4/fast_commit.c | |
| parent | dt-bindings: clock: Add R9A07G043 CPG Clock and Reset Definitions (diff) | |
| download | kernel-668d361c9d893be3cbd4f3650e1934a62b204def.tar.gz kernel-668d361c9d893be3cbd4f3650e1934a62b204def.zip | |
dt-bindings: clock: r9a07g043-cpg: Add Renesas RZ/Five CPG Clock and Reset Definitions
Renesas RZ/Five SoC has almost the same clock structure compared to the
Renesas RZ/G2UL SoC, re-use the r9a07g043-cpg.h header file and just
amend the RZ/Five CPG clock and reset definitions.
Signed-off-by: Lad Prabhakar <[email protected]>
Acked-by: Krzysztof Kozlowski <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
Signed-off-by: Geert Uytterhoeven <[email protected]>
Diffstat (limited to 'fs/ext4/fast_commit.c')
0 files changed, 0 insertions, 0 deletions