ARM: dts: zynq: Enable PL clocks for Parallella

The Parallella board comes with a U-Boot bootloader that loads one of
two predefined FPGA bitstreams before booting the kernel. Both define an
AXI interface to the on-board Epiphany processor.

Enable clocks FCLK0..FCLK3 for the Programmable Logic by default.

Otherwise accessing, e.g., the ESYSRESET register freezes the board,
as seen with the Epiphany SDK tools e-reset and e-hw-rev, using /dev/mem.

Cc: <[email protected]> # 3.17.x
Signed-off-by: Andreas Färber <[email protected]>
Acked-by: Michal Simek <[email protected]>
Signed-off-by: Olof Johansson <[email protected]>

0 files changed, 0 insertions, 0 deletions