aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/pci/controller/dwc
diff options
context:
space:
mode:
authorSerge Semin <[email protected]>2022-11-13 19:12:52 +0000
committerLorenzo Pieralisi <[email protected]>2022-11-23 15:01:54 +0000
commitbd9504af9169131156e753a6e47de34ad7a97b7d (patch)
tree203aa5696ef524b3ac0cae4bd12fa7821a4372fa /drivers/pci/controller/dwc
parentdt-bindings: PCI: dwc: Add reg/reg-names common properties (diff)
downloadkernel-bd9504af9169131156e753a6e47de34ad7a97b7d.tar.gz
kernel-bd9504af9169131156e753a6e47de34ad7a97b7d.zip
dt-bindings: PCI: dwc: Add clocks/resets common properties
DW PCIe RP/EP reference manuals explicit define all the clocks and reset requirements in [1] and [2]. Seeing the DW PCIe vendor-specific DT-bindings have already started assigning random names to the same set of the clocks and resets lines, let's define a generic names sets and add them to the DW PCIe common DT-schema. Note since there are DW PCI-based vendor-specific DT-bindings with the custom names assigned to the same clocks and resets resources we have no much choice but to add them to the generic DT-schemas in order to have the schemas being applicable for such devices. These names are marked as vendor-specific and should be avoided being used in new bindings in favor of the generic names. [1] Synopsys DesignWare Cores PCI Express Controller Databook - DWC PCIe Root Port, Version 5.40a, March 2019, p.55 - 78. [2] Synopsys DesignWare Cores PCI Express Controller Databook - DWC PCIe Endpoint, Version 5.40a, March 2019, p.58 - 81. Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Serge Semin <[email protected]> Signed-off-by: Lorenzo Pieralisi <[email protected]> Reviewed-by: Rob Herring <[email protected]>
Diffstat (limited to 'drivers/pci/controller/dwc')
0 files changed, 0 insertions, 0 deletions