aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/pci/controller/dwc
diff options
context:
space:
mode:
authorGeraldo Nascimento <[email protected]>2025-06-30 22:24:57 +0000
committerBjorn Helgaas <[email protected]>2025-07-07 22:19:57 +0000
commit114b06ee108cabc82b995fbac6672230a9776936 (patch)
tree34e5beae5bfdc13603b0b776c70dbbc8a66248f1 /drivers/pci/controller/dwc
parentPCI: rockchip: Use standard PCIe definitions (diff)
downloadkernel-114b06ee108cabc82b995fbac6672230a9776936.tar.gz
kernel-114b06ee108cabc82b995fbac6672230a9776936.zip
PCI: rockchip: Set Target Link Speed to 5.0 GT/s before retraining
Rockchip controllers can support up to 5.0 GT/s link speed. But the driver doesn't set the Target Link Speed currently. This may cause failure in retraining the link to 5.0 GT/s if supported by the endpoint. So set the Target Link Speed to 5.0 GT/s in the Link Control and Status Register 2. Fixes: e77f847df54c ("PCI: rockchip: Add Rockchip PCIe controller support") Signed-off-by: Geraldo Nascimento <[email protected]> [mani: fixed whitespace warning, commit message rewording, added fixes tag] Signed-off-by: Manivannan Sadhasivam <[email protected]> Signed-off-by: Bjorn Helgaas <[email protected]> Tested-by: Robin Murphy <[email protected]> Cc: [email protected] Link: https://patch.msgid.link/0afa6bc47b7f50e2e81b0b47d51c66feb0fb565f.1751322015.git.geraldogabriel@gmail.com
Diffstat (limited to 'drivers/pci/controller/dwc')
0 files changed, 0 insertions, 0 deletions