aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/pci/controller/dwc/pci-layerscape-ep.c
diff options
context:
space:
mode:
authorFrank Li <[email protected]>2023-12-04 16:08:29 +0000
committerLorenzo Pieralisi <[email protected]>2023-12-12 10:17:25 +0000
commit27b3bcbf8a797d3b18c2aa95928fe65a50066159 (patch)
treea8045cca1b086d3431bd2f1c338f9861b16aa51a /drivers/pci/controller/dwc/pci-layerscape-ep.c
parentPCI: layerscape(ep): Rename pf_* as pf_lut_* (diff)
downloadkernel-27b3bcbf8a797d3b18c2aa95928fe65a50066159.tar.gz
kernel-27b3bcbf8a797d3b18c2aa95928fe65a50066159.zip
PCI: layerscape: Add suspend/resume for ls1043a
Add suspend/resume support for Layerscape LS1043a. In the suspend path, PME_Turn_Off message is sent to the endpoint to transition the link to L2/L3_Ready state. In this SoC, there is no way to check if the controller has received the PME_To_Ack from the endpoint or not. So to be on the safer side, the driver just waits for PCIE_PME_TO_L2_TIMEOUT_US before asserting the SoC specific PMXMTTURNOFF bit to complete the PME_Turn_Off handshake. Then the link would enter L2/L3 state depending on the VAUX supply. In the resume path, the link is brought back from L2 to L0 by doing a software reset. Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Frank Li <[email protected]> Signed-off-by: Lorenzo Pieralisi <[email protected]> Reviewed-by: Manivannan Sadhasivam <[email protected]> Acked-by: Roy Zang <[email protected]>
Diffstat (limited to 'drivers/pci/controller/dwc/pci-layerscape-ep.c')
0 files changed, 0 insertions, 0 deletions