diff options
| author | Vidya Sagar <[email protected]> | 2022-07-21 14:20:46 +0000 |
|---|---|---|
| committer | Bjorn Helgaas <[email protected]> | 2022-07-22 22:14:56 +0000 |
| commit | 6646e99bcec627e866bc84365af37942c72b4b76 (patch) | |
| tree | f39842c22920dedb3e1a7bb11fc33af27d1e0dd1 /drivers/pci/controller/dwc/pci-keystone.c | |
| parent | PCI: tegra194: Find RAS DES PCIe capability offset (diff) | |
| download | kernel-6646e99bcec627e866bc84365af37942c72b4b76.tar.gz kernel-6646e99bcec627e866bc84365af37942c72b4b76.zip | |
PCI: tegra194: Fix Root Port interrupt handling
As part of Root Port interrupt handling, level-0 register is read first and
based on the bits set in that, corresponding level-1 registers are read for
further interrupt processing. Since both these values are currently read
into the same 'val' variable, checking level-0 bits the second time around
is happening on the 'val' variable value of level-1 register contents
instead of freshly reading the level-0 value again.
Fix by using different variables to store level-0 and level-1 registers
contents.
Link: https://lore.kernel.org/r/[email protected]
Fixes: 56e15a238d92 ("PCI: tegra: Add Tegra194 PCIe support")
Signed-off-by: Vidya Sagar <[email protected]>
Signed-off-by: Bjorn Helgaas <[email protected]>
Diffstat (limited to 'drivers/pci/controller/dwc/pci-keystone.c')
0 files changed, 0 insertions, 0 deletions