aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/media/i2c/ccs/ccs-core.c
diff options
context:
space:
mode:
authorNiklas Söderlund <[email protected]>2024-11-21 13:41:05 +0000
committerMauro Carvalho Chehab <[email protected]>2024-12-19 11:50:14 +0000
commit91a7088096a49eb413ca11a9d80bc8ba60695c18 (patch)
tree93ea7a832fea8de4f41468894f96ac05fb6d8bcb /drivers/media/i2c/ccs/ccs-core.c
parentmedia: imx296: Add standby delay during probe (diff)
downloadkernel-91a7088096a49eb413ca11a9d80bc8ba60695c18.tar.gz
kernel-91a7088096a49eb413ca11a9d80bc8ba60695c18.zip
media: dt-bindings: Add property to describe CSI-2 C-PHY line orders
Each data lane on a CSI-2 C-PHY bus uses three phase encoding and is constructed from three physical wires. The wires are referred to as A, B and C and their default order is ABC. However to ease hardware design the specification allows for the wires to be switched in any order. Add a vendor neutral property to describe the line order used. The property name 'line-orders', the possible values it can be assigned and there names are taken from the MIPI Discovery and Configuration (DisCo) Specification for Imaging. Signed-off-by: Niklas Söderlund <[email protected]> Reviewed-by: Rob Herring (Arm) <[email protected]> Signed-off-by: Sakari Ailus <[email protected]> Signed-off-by: Mauro Carvalho Chehab <[email protected]>
Diffstat (limited to 'drivers/media/i2c/ccs/ccs-core.c')
0 files changed, 0 insertions, 0 deletions