aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/include/amdgpu_userqueue.h
diff options
context:
space:
mode:
authorShashank Sharma <[email protected]>2024-06-03 09:13:03 +0000
committerAlex Deucher <[email protected]>2025-04-08 20:48:18 +0000
commit30e4d781385dda92fdee574b0a95094dfa143b52 (patch)
tree7927a34a40fe504ca18da64e0239a19380ce86e6 /drivers/gpu/drm/amd/include/amdgpu_userqueue.h
parentdrm/amdgpu: add gfx eviction fence helpers (diff)
downloadkernel-30e4d781385dda92fdee574b0a95094dfa143b52.tar.gz
kernel-30e4d781385dda92fdee574b0a95094dfa143b52.zip
drm/amdgpu: add userqueue suspend/resume functions
This patch adds userqueue suspend/resume functions at core MES V11 IP level. V2: use true/false for queue_active status (Christian) added Christian's R-B V3: reset/set queue status in mqd.create and mqd.destroy Cc: Alex Deucher <[email protected]> Cc: Christian Koenig <[email protected]> Reviewed-by: Christian Koenig <[email protected]> Signed-off-by: Shashank Sharma <[email protected]> Signed-off-by: Arvind Yadav <[email protected]> Signed-off-by: Alex Deucher <[email protected]>
Diffstat (limited to 'drivers/gpu/drm/amd/include/amdgpu_userqueue.h')
-rw-r--r--drivers/gpu/drm/amd/include/amdgpu_userqueue.h5
1 files changed, 5 insertions, 0 deletions
diff --git a/drivers/gpu/drm/amd/include/amdgpu_userqueue.h b/drivers/gpu/drm/amd/include/amdgpu_userqueue.h
index b942f3f5ea35..ede0178e0332 100644
--- a/drivers/gpu/drm/amd/include/amdgpu_userqueue.h
+++ b/drivers/gpu/drm/amd/include/amdgpu_userqueue.h
@@ -37,6 +37,7 @@ struct amdgpu_userq_obj {
struct amdgpu_usermode_queue {
int queue_type;
+ uint8_t queue_active;
uint64_t doorbell_handle;
uint64_t doorbell_index;
uint64_t flags;
@@ -57,6 +58,10 @@ struct amdgpu_userq_funcs {
struct amdgpu_usermode_queue *queue);
void (*mqd_destroy)(struct amdgpu_userq_mgr *uq_mgr,
struct amdgpu_usermode_queue *uq);
+ int (*suspend)(struct amdgpu_userq_mgr *uq_mgr,
+ struct amdgpu_usermode_queue *queue);
+ int (*resume)(struct amdgpu_userq_mgr *uq_mgr,
+ struct amdgpu_usermode_queue *queue);
};
/* Usermode queues for gfx */