aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c
diff options
context:
space:
mode:
authorVictor Lu <[email protected]>2024-07-18 22:01:23 +0000
committerAlex Deucher <[email protected]>2024-10-22 21:50:40 +0000
commit8b22f048331dfd45fdfbf0efdfb1d43deff7518d (patch)
treea3028d75468fae17f1af260e11c02f2873cfbce4 /drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c
parentdrm/amdgpu: Clean the functions pointer set as NULL (diff)
downloadkernel-8b22f048331dfd45fdfbf0efdfb1d43deff7518d.tar.gz
kernel-8b22f048331dfd45fdfbf0efdfb1d43deff7518d.zip
drm/amdgpu: clear RB_OVERFLOW bit when enabling interrupts for vega20_ih
Port this change to vega20_ih.c: commit afbf7955ff01 ("drm/amdgpu: clear RB_OVERFLOW bit when enabling interrupts") Original commit message: "Why: Setting IH_RB_WPTR register to 0 will not clear the RB_OVERFLOW bit if RB_ENABLE is not set. How to fix: Set WPTR_OVERFLOW_CLEAR bit after RB_ENABLE bit is set. The RB_ENABLE bit is required to be set, together with WPTR_OVERFLOW_ENABLE bit so that setting WPTR_OVERFLOW_CLEAR bit would clear the RB_OVERFLOW." Signed-off-by: Victor Lu <[email protected]> Reviewed-by: Alex Deucher <[email protected]> Signed-off-by: Alex Deucher <[email protected]>
Diffstat (limited to 'drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c')
0 files changed, 0 insertions, 0 deletions