diff options
| author | yangbo lu <[email protected]> | 2017-04-20 06:58:29 +0000 |
|---|---|---|
| committer | Ulf Hansson <[email protected]> | 2017-04-28 12:53:13 +0000 |
| commit | a627f025eb0534052ff451427c16750b3530634c (patch) | |
| tree | 60a8e75c77fff90b506ddebdfa72a36348d001a5 /drivers/gpu/drm/amd/amdgpu/amdgpu_irq.c | |
| parent | mmc: sdhci-of-esdhc: poll ESDHC_CLOCK_STABLE bit with udelay (diff) | |
| download | kernel-a627f025eb0534052ff451427c16750b3530634c.tar.gz kernel-a627f025eb0534052ff451427c16750b3530634c.zip | |
mmc: sdhci-of-esdhc: limit SD clock for ls1012a/ls1046a
The ls1046a datasheet specified that the max SD clock frequency
for eSDHC SDR104/HS200 was 167MHz, and the ls1012a datasheet
specified it's 125MHz for ls1012a. So this patch is to add the
limitation.
Signed-off-by: Yangbo Lu <[email protected]>
Acked-by: Adrian Hunter <[email protected]>
Signed-off-by: Ulf Hansson <[email protected]>
Diffstat (limited to 'drivers/gpu/drm/amd/amdgpu/amdgpu_irq.c')
0 files changed, 0 insertions, 0 deletions