diff options
| author | Florian Fainelli <[email protected]> | 2022-12-20 19:09:46 +0000 |
|---|---|---|
| committer | Thomas Bogendoerfer <[email protected]> | 2022-12-21 09:46:10 +0000 |
| commit | 24b333a866a10d4be47b9968b9c05a3e9f326ff5 (patch) | |
| tree | aef93527c3eee9d80c7407ad5ce3fa8cc81d14dc /drivers/gpu/drm/amd/amdgpu/amdgpu_gem.c | |
| parent | MIPS: ralink: mt7621: avoid to init common ralink reset controller (diff) | |
| download | kernel-24b333a866a10d4be47b9968b9c05a3e9f326ff5.tar.gz kernel-24b333a866a10d4be47b9968b9c05a3e9f326ff5.zip | |
MIPS: dts: bcm63268: Add missing properties to the TWD node
We currently have a DTC warning with the current DTS due to the lack of
a suitable #address-cells and #size-cells property:
DTC arch/mips/boot/dts/brcm/bcm63268-comtrend-vr-3032u.dtb
arch/mips/boot/dts/brcm/bcm63268.dtsi:115.5-22: Warning (reg_format): /ubus/timer-mfd@10000080/timer@0:reg: property has invalid length (8 bytes) (#address-cells == 2, #size-cells == 1)
arch/mips/boot/dts/brcm/bcm63268.dtsi:120.5-22: Warning (reg_format): /ubus/timer-mfd@10000080/watchdog@1c:reg: property has invalid length (8 bytes) (#address-cells == 2, #size-cells == 1)
arch/mips/boot/dts/brcm/bcm63268.dtsi:111.4-35: Warning (ranges_format): /ubus/timer-mfd@10000080:ranges: "ranges" property has invalid length (12 bytes) (parent #address-cells == 1, child #address-cells == 2, #size-cells == 1)
Fixes: d3db4b96ab7f ("mips: dts: bcm63268: add TWD block timer")
Signed-off-by: Florian Fainelli <[email protected]>
Reviewed-by: Philippe Mathieu-Daudé <[email protected]>
Signed-off-by: Thomas Bogendoerfer <[email protected]>
Diffstat (limited to 'drivers/gpu/drm/amd/amdgpu/amdgpu_gem.c')
0 files changed, 0 insertions, 0 deletions