aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/fpga/altera-fpga2sdram.c
diff options
context:
space:
mode:
authorRadhakrishna Sripada <[email protected]>2023-05-17 23:31:11 +0000
committerRadhakrishna Sripada <[email protected]>2023-05-18 16:57:44 +0000
commit1a365a2b24cda48ff8d441e91663a6c0ab1353a9 (patch)
tree5c22461fb99ed8972c5891dd645b33ce5ef4222e /drivers/fpga/altera-fpga2sdram.c
parentdrm/i915/mtl: Add MTL performance tuning changes (diff)
downloadkernel-1a365a2b24cda48ff8d441e91663a6c0ab1353a9.tar.gz
kernel-1a365a2b24cda48ff8d441e91663a6c0ab1353a9.zip
drm/i915/mtl: Extend Wa_16014892111 to MTL A-step
Like DG2, MTL a-step hardware is subject to Wa_16014892111 which requires that any changes made to the DRAW_WATERMARK register be done via an INDIRECT_CTX batch buffer rather than through a regular context workaround. The bspec gives the same non-default recommended tuning value for DRAW_WATERMARK as DG2, so we can re-use the INDIRECT_CTX code to apply that tuning setting on A-step hardware. Application of the tuning setting on B-step and later does not need INDIRECT_CTX handling and is already done in mtl_ctx_workarounds_init() as usual. v2: Limit the WA for A-step v3: Update the commit message. v4: Reorder platform checks and update commit message. Bspec: 68331 Cc: Haridhar Kalvala <[email protected]> Cc: Gustavo Sousa <[email protected]> Reviewed-by: Matt Roper <[email protected]> Signed-off-by: Radhakrishna Sripada <[email protected]> Link: https://patchwork.freedesktop.org/patch/msgid/[email protected]
Diffstat (limited to 'drivers/fpga/altera-fpga2sdram.c')
0 files changed, 0 insertions, 0 deletions