aboutsummaryrefslogtreecommitdiffstats
path: root/arch/powerpc/lib/code-patching.c
diff options
context:
space:
mode:
authorCiprian Marian Costea <[email protected]>2025-01-13 12:07:03 +0000
committerMarc Kleine-Budde <[email protected]>2025-02-19 10:06:15 +0000
commit8c652cf030a769fbfc73cfc280ed3f1656343c35 (patch)
tree90bbb5d48451dc1ad3d8649912535f97dbd24912 /arch/powerpc/lib/code-patching.c
parentdt-bindings: can: fsl,flexcan: add S32G2/S32G3 SoC support (diff)
downloadkernel-8c652cf030a769fbfc73cfc280ed3f1656343c35.tar.gz
kernel-8c652cf030a769fbfc73cfc280ed3f1656343c35.zip
can: flexcan: Add quirk to handle separate interrupt lines for mailboxes
Introduce 'FLEXCAN_QUIRK_SECONDARY_MB_IRQ' quirk to handle a FlexCAN hardware module integration particularity where two ranges of mailboxes are controlled by separate hardware interrupt lines. The same 'flexcan_irq' handler is used for both separate mailbox interrupt lines, with no other changes. Signed-off-by: Ciprian Marian Costea <[email protected]> Reviewed-by: Vincent Mailhol <[email protected]> Link: https://patch.msgid.link/[email protected] [mkl: flexcan_open(): change order and free irq_secondary_mb first] Signed-off-by: Marc Kleine-Budde <[email protected]>
Diffstat (limited to 'arch/powerpc/lib/code-patching.c')
0 files changed, 0 insertions, 0 deletions