aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/mm/sc-mips.c
diff options
context:
space:
mode:
authorMarkos Chandras <[email protected]>2014-01-30 17:21:29 +0000
committerRalf Baechle <[email protected]>2014-03-06 20:25:21 +0000
commit02dc6bfb080e8205aacea5c4b4dd6a9bd4c9406e (patch)
tree08224e4eb6d1b1471cc3322b626250e2d82bce7e /arch/mips/mm/sc-mips.c
parentLinux 3.14-rc5 (diff)
downloadkernel-02dc6bfb080e8205aacea5c4b4dd6a9bd4c9406e.tar.gz
kernel-02dc6bfb080e8205aacea5c4b4dd6a9bd4c9406e.zip
MIPS: mm: c-r4k: Detect instruction cache aliases
The *Aptiv cores can use the CONF7/IAR bit to detect if the core has hardware support to remove instruction cache aliasing. This also defines the CONF7/AR bit in order to avoid using the '16' magic number. Signed-off-by: Markos Chandras <[email protected]> Cc: [email protected] Patchwork: https://patchwork.linux-mips.org/patch/6499/ Signed-off-by: Ralf Baechle <[email protected]>
Diffstat (limited to 'arch/mips/mm/sc-mips.c')
0 files changed, 0 insertions, 0 deletions