aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/include/v9_structs.h
Commit message (Collapse)AuthorAgeFilesLines
* drm/amdkfd: Update MQD management on multi XCC setupMukul Joshi2023-06-091-6/+24
| | | | | | | | | | | | | | | Update MQD management for both HIQ and user-mode compute queues on a multi XCC setup. MQDs needs to be allocated, initialized, loaded and destroyed for each XCC in the KFD node. v2: squash in fix "drm/amdkfd: Fix SDMA+HIQ HQD allocation on GFX9.4.3" Signed-off-by: Mukul Joshi <[email protected]> Signed-off-by: Amber Lin <[email protected]> Tested-by: Amber Lin <[email protected]> Reviewed-by: Felix Kuehling <[email protected]> Signed-off-by: Alex Deucher <[email protected]>
* drm/amdkfd: Extend CU mask to 8 SEs (v3)Jay Cornwall2019-08-021-4/+4
| | | | | | | | | | | Following bitmap layout logic introduced by: "drm/amdgpu: support get_cu_info for Arcturus". v2: squash in fixup for gfx_v9_0.c (Alex) v3: squash in debug print output fix Signed-off-by: Jay Cornwall <[email protected]> Signed-off-by: Alex Deucher <[email protected]>
* drm/amdkfd: Shift sdma_engine_id and sdma_queue_id in mqdOak Zeng2019-05-241-2/+1
| | | | | | | | | | | | FW of some new ASICs requires sdma mqd size to be not more than 128 dwords. Repurpose the last 2 reserved fields of sdma mqd for driver internal use, so the total mqd size is no bigger than 128 dwords Signed-off-by: Oak Zeng <[email protected]> Reviewed-by: Felix Kuehling <[email protected]> Signed-off-by: Felix Kuehling <[email protected]> Signed-off-by: Alex Deucher <[email protected]>
* drm/amd: Update GFXv9 SDMA MQD structureFelix Kuehling2018-04-101-24/+24
| | | | | | | | This matches what the HWS firmware expects on GFXv9 chips. Signed-off-by: Felix Kuehling <[email protected]> Reviewed-by: Oded Gabbay <[email protected]> Signed-off-by: Oded Gabbay <[email protected]>
* drm/amdgpu/gfx9: adjust mqd allocation sizeAlex Deucher2017-08-291-0/+8
| | | | | | | | | | To allocate additional space for the dynamic cu masks. Confirmed with the hw team that we only need 1 dword for the mask. The mask is the same for each SE so you only need 1 dword. Reviewed-by: Felix Kuehling <[email protected]> Signed-off-by: Alex Deucher <[email protected]>
* drm/amdgpu/gfx9: update mqd to include dynamic CU maskAlex Deucher2017-08-291-2/+2
| | | | | | | Necessary for proper operation with KIQ. Reviewed-by: Felix Kuehling <[email protected]> Signed-off-by: Alex Deucher <[email protected]>
* drm/amdgpu/gfx9: impl gfx9 meta data emitXiangliang Yu2017-03-301-0/+68
| | | | | | | | | | Insert ce meta prior to cntx_cntl and de follow it. Signed-off-by: Xiangliang Yu <[email protected]> Signed-off-by: Monk Liu <[email protected]> Reviewed-by: Alex Deucher <[email protected]> Acked-by: Christian König <[email protected]> Signed-off-by: Alex Deucher <[email protected]>
* drm/amd: Add MQD structs for GFX V9Felix Kuehling2017-03-301-0/+675
This header defines the gfx v9 MEC structures. Acked-by: Christian König <[email protected]> Signed-off-by: Felix Kuehling <[email protected]> Reviewed-by: Shaoyun Liu <[email protected]> Signed-off-by: Alex Deucher <[email protected]>