diff options
| author | Arnd Bergmann <[email protected]> | 2025-05-21 21:14:37 +0000 |
|---|---|---|
| committer | Arnd Bergmann <[email protected]> | 2025-05-21 21:14:37 +0000 |
| commit | 07a3c038bd9cc3af3536f0b3e06b5b5516ccaaf0 (patch) | |
| tree | 7739b4846fd30ccdba7311d4e091c7e982ac77d0 /scripts/gcc-plugins/sancov_plugin.c | |
| parent | Merge tag 'memory-controller-drv-6.16-2' of https://git.kernel.org/pub/scm/li... (diff) | |
| parent | dt-bindings: cache: add QiLai compatible to ax45mp (diff) | |
| download | kernel-07a3c038bd9cc3af3536f0b3e06b5b5516ccaaf0.tar.gz kernel-07a3c038bd9cc3af3536f0b3e06b5b5516ccaaf0.zip | |
Merge tag 'riscv-cache-for-v6.16' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux into soc/drivers
RISC-V cache drivers for v6.16
SiFive:
Add support for the Eswin EIC7700 SoC, which needs to make sure of the
non-standard cache-ops provided by the ccache driver.
Bindings:
Conversions for two Marvell bindings to yaml, and additions of two
soc-specific compatibles to the axm45mp bindings.
Signed-off-by: Conor Dooley <[email protected]>
* tag 'riscv-cache-for-v6.16' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux:
dt-bindings: cache: add QiLai compatible to ax45mp
dt-bindings: cache: Convert marvell,tauros2-cache to DT schema
dt-bindings: cache: Convert marvell,{feroceon,kirkwood}-cache to DT schema
dt-bindings: cache: add specific RZ/Five compatible to ax45mp
cache: sifive_ccache: Add ESWIN EIC7700 support
dt-bindings: cache: sifive,ccache0: Add ESWIN EIC7700 SoC compatibility
Link: https://lore.kernel.org/r/20250516-liability-facility-667fc14a2a85@spud
Signed-off-by: Arnd Bergmann <[email protected]>
Diffstat (limited to 'scripts/gcc-plugins/sancov_plugin.c')
0 files changed, 0 insertions, 0 deletions