aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/platform/x86/intel/pmt/class.c
diff options
context:
space:
mode:
authorMichal Wilczynski <[email protected]>2025-06-23 11:42:40 +0000
committerUlf Hansson <[email protected]>2025-06-25 09:54:21 +0000
commit7226b28ac776909fe744e078624b00fbe830bfd5 (patch)
tree7d78f4df3965e564bb34f2ed8d142ffb2b5299f4 /drivers/platform/x86/intel/pmt/class.c
parentdt-bindings: rockchip: pmu: Add compatible for RK3528 (diff)
downloadkernel-7226b28ac776909fe744e078624b00fbe830bfd5.tar.gz
kernel-7226b28ac776909fe744e078624b00fbe830bfd5.zip
dt-bindings: firmware: thead,th1520: Add resets for GPU clkgen
Extend the TH1520 AON to describe the GPU clkgen reset line, required for proper GPU clock and reset sequencing. The T-HEAD TH1520 GPU requires coordinated management of two clocks (core and sys) and two resets (GPU core reset and GPU clkgen reset). Only the clkgen reset is exposed at the AON level, to support SoC specific initialization handled through a dedicated auxiliary power sequencing driver. The GPU core reset remains described in the GPU device node, as from the GPU driver's perspective, there is only a single reset line [1]. This follows upstream maintainers' recommendations [2] to abstract SoC specific details into the PM domain layer rather than exposing them to drivers directly. Link: https://lore.kernel.org/all/[email protected]/ - [1] Link: https://lore.kernel.org/all/[email protected]/ - [2] Reviewed-by: Ulf Hansson <[email protected]> Reviewed-by: Drew Fustini <[email protected]> Reviewed-by: Bartosz Golaszewski <[email protected]> Reviewed-by: Krzysztof Kozlowski <[email protected]> Signed-off-by: Michal Wilczynski <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Ulf Hansson <[email protected]>
Diffstat (limited to 'drivers/platform/x86/intel/pmt/class.c')
0 files changed, 0 insertions, 0 deletions