diff options
| author | Chaitanya Kumar Borah <[email protected]> | 2023-05-29 06:07:47 +0000 |
|---|---|---|
| committer | Matt Roper <[email protected]> | 2023-06-02 21:26:15 +0000 |
| commit | 5a3c46b809d09f8ef59e2fbf2463b1c102aecbaa (patch) | |
| tree | e5a2d9bafc6f2fdcaca7df20393f535f115add98 /drivers/fpga/microchip-spi.c | |
| parent | drm/i915: Flush power delayed put when connector init failed (diff) | |
| download | kernel-5a3c46b809d09f8ef59e2fbf2463b1c102aecbaa.tar.gz kernel-5a3c46b809d09f8ef59e2fbf2463b1c102aecbaa.zip | |
drm/i915/display: Set correct voltage level for 480MHz CDCLK
According to Bspec, the voltage level for 480MHz is to be set as 1
instead of 2.
BSpec: 49208
Fixes: 06f1b06dc5b7 ("drm/i915/display: Add 480 MHz CDCLK steps for RPL-U")
v2: rebase
Signed-off-by: Chaitanya Kumar Borah <[email protected]>
Reviewed-by: Mika Kahola <[email protected]>
Signed-off-by: Matt Roper <[email protected]>
Link: https://patchwork.freedesktop.org/patch/msgid/[email protected]
Diffstat (limited to 'drivers/fpga/microchip-spi.c')
0 files changed, 0 insertions, 0 deletions