aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorMartin Tsai <[email protected]>2019-12-26 08:19:47 +0000
committerAlex Deucher <[email protected]>2020-01-16 19:16:40 +0000
commit38259bacd727a2a9e0c767bc6bc50ebb61501023 (patch)
treea87fd165027087bbcc3b53496463f7095d7aa114
parentdrm/amd/display: Only program surface flip for video plane via dmcub (diff)
downloadkernel-38259bacd727a2a9e0c767bc6bc50ebb61501023.tar.gz
kernel-38259bacd727a2a9e0c767bc6bc50ebb61501023.zip
drm/amd/display: Use mdelay to avoid context switch
[why] The rapid msleep operation causes the white line garbage when DAL check flip pending status in SetVidPnSourceVisibility. To execute this msleep will induce context switch, and longer delay could cause worse garbage situation. [how] To replace msleep with mdelay. Signed-off-by: Martin Tsai <[email protected]> Reviewed-by: Tony Cheng <[email protected]> Acked-by: Harry Wentland <[email protected]> Acked-by: Rodrigo Siqueira <[email protected]> Signed-off-by: Alex Deucher <[email protected]>
-rw-r--r--drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c b/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c
index 89920924a154..f07899e270f5 100644
--- a/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c
+++ b/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c
@@ -1642,9 +1642,9 @@ void dcn20_program_front_end_for_ctx(
struct hubp *hubp = pipe->plane_res.hubp;
int j = 0;
- for (j = 0; j < TIMEOUT_FOR_PIPE_ENABLE_MS
+ for (j = 0; j < TIMEOUT_FOR_PIPE_ENABLE_MS*1000
&& hubp->funcs->hubp_is_flip_pending(hubp); j++)
- msleep(1);
+ mdelay(1);
}
}