aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorBen Zong-You Xie <[email protected]>2025-07-11 13:30:17 +0000
committerArnd Bergmann <[email protected]>2025-07-21 14:51:52 +0000
commit00dba19aa005c8cff5694adeea996b0ce85808cf (patch)
tree7bba6d6309326185153c21548e444790b08de3c1
parentLinux 6.16-rc3 (diff)
downloadkernel-00dba19aa005c8cff5694adeea996b0ce85808cf.tar.gz
kernel-00dba19aa005c8cff5694adeea996b0ce85808cf.zip
riscv: add Andes SoC family Kconfig support
The first SoC in the Andes series is QiLai. It includes a high-performance quad-core RISC-V AX45MP cluster and one NX27V vector processor. For further information, refer to [1]. [1] https://www.andestech.com/en/products-solutions/andeshape-platforms/qilai-chip/ Signed-off-by: Ben Zong-You Xie <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Arnd Bergmann <[email protected]>
-rw-r--r--arch/riscv/Kconfig.socs7
1 files changed, 7 insertions, 0 deletions
diff --git a/arch/riscv/Kconfig.socs b/arch/riscv/Kconfig.socs
index a9c3d2f6debc..61ceae0aa27a 100644
--- a/arch/riscv/Kconfig.socs
+++ b/arch/riscv/Kconfig.socs
@@ -1,5 +1,12 @@
menu "SoC selection"
+config ARCH_ANDES
+ bool "Andes SoCs"
+ depends on MMU && !XIP_KERNEL
+ select ERRATA_ANDES
+ help
+ This enables support for Andes SoC platform hardware.
+
config ARCH_MICROCHIP_POLARFIRE
def_bool ARCH_MICROCHIP